| HITACHI HOME | UP | SEARCH | HITACHI

News Release

18 December 1995

Hitachi's x16/Bit Configuration High-Speed
16M/Bit Synchronous DRAMand 64/Bit Bus
Compatible168/Pin SDRAM Modules

-High-speed bandwidths up to 200 Mbyte/second
for MPEG2 and high-speed image processing-

Hitachi, Ltd. has developed and will release the HM5216165 x16-bit configuration 16M-bit synchronous DRAM, delivering 100 MHz high- speed operation and bandwidths(*1) up to 200-Mbyte/second, for high- speed image processing such as MPEG2(*2) and for use as main memory in workstations and personal computers (PCs). Two 168-pin synchronous DRAM modules-the HB526A164EN (8 Mbytes) and the HB526A 264EN (16 Mbytes)-have also been developed for use as PC main memory, incorporation 16-Mbit synchronous DRAMs and offering 64-bit bus support.

Sample shipments of the HM5216165 chip and the two modules will begin in April 1996 in Japan.

Notes:
  1. Bandwidths: Speed at which data is transferred.
  2. MPEG2 (Moving Picture Experts Group 2): International standard for moving picture compression and expansion technology. Used in cable TV and digital satellite broadcast set-top boxes, and in DVD players, etc.

Features

1. x16-bit configuration (HM5216165)

The multibit configuration provides a fast maximum bandwidths of 200 Mbyte/second, suitable for MPEG2 and image processing.


2. High-speed reading/writing

With 100 MHz high-speed operation synchronized with the system clock, plus a two bank configuration, the overall operating speed is six to seven times that of a conventional general-purpose RAM product with fast paging, and approximately four times that of an EDO product.


3. Other (HM5216165)

These products conform to JEDEC (Joint Electron Device Engineering Council) standard specifications.


INDEX

All Rights Reserved, Copyright (C) 1995, 1996, Hitachi, Ltd.
WRITTEN BY Secretary 's Office