News Release

November 10, 1997

Hitachi Releases the SH-4 SH7750 Series, Offering Industry's Highest Performance of 360 MIPS for an Embedded RISC Processor, as Top-End Series in SuperH Family

- High-performance engine with On-chip 1.4 GFLOPS graphics performance, designed for the full-fledged multimedia age -

Hitachi, Ltd. announces the release of the SH-4 SH7750 series as the top-end series in the SuperH(TM) family(*1). The SH7750 series is 2-issue superscalar, 64-bit external data bus RISC microprocessor, designed for use in multimedia products such as set-top boxes and car navigation systems. It features 360 MIPS performance at 200 MHz, plus 1.4 GFLOPS(*2) graphics processing power. A version achieving 300 MIPS at 167 MHz has also been developed. Sample shipments of both types will begin in January 1998 in Japan. The SH7750 series of high-performance processors, designed for the coming full-fledged multimedia age, employs a superscalar system which allows simultaneous execution of a number of instructions, offers the industry's highest performance for an embedded type RISC processor of 360 MIPS at 200 MHz, and provides support for Windows(R) CE(*3).

Since the launch of Hitachi's SuperH RISC engine family in 1992 as the industry's first single-chip RISC microcontrollers, the lineup has expanded to include 21 products with five different CPU cores: the SH-1, SH-2, SH- 3, SH-3E, and SH-DSP. Featuring high performance together with low power consumption, and the efficiency of 16-bit fixed-length instructions, these products are used in a wide range of application areas, including the information, OA, industrial, and consumer fields. The number of design wins to date exceeds 2,000. In addition, the SH-3 (SH7700 series), featuring support for the Windows CE operating system released by Microsoft last year, has become widely used as the main engine in multimedia products.

The coming full-fledged multimedia society will see the release of a variety of high-performance, multipurpose devices combining image, voice, communication, and other functions. Examples of such products are car navigation systems equipped with communication and voice recognition functions, and set-top boxes with two-way communication capability. To achieve compact size and low cost, products of this kind will require software implementation of image, communication, and other functions previously handled by dedicated hardware, and greater ease of use through the introduction of voice recognition and speech synthesis. And the embedded processors used in these products will have to provide higher performance and functionality. In response to these market needs, Hitachi has developed the SH-4 SH7750 series, offering 360 MIPS performance and 1.4 GFLOPS graphics processing capability.

The SH7750 series employs a 0.25 micrometer process and a superscalar system to achieve the industry's highest performance for an embedded processor of 360 MIPS at 200 MHz. This series also incorporates floating-point functions(*4), achieving a peak floating-point operation performance of 1.4 GFLOPS at 200 MHz. This performance, a seven-fold improvement over the 200 MFLOPS of the current SH7718R with on-chip floating- point functions, enables the creation of images comprising approximately 5 million polygons. Single-precision and double-precision floating-point operations are supported, and an on-chip coprocessor unit handles a maximum 4 x 4 floating-point data matrix to boost graphics performance. 128-bit computational processing capability supports 2-D and 3-D graphics, enabling more user-friendly, realistic images to be created. The floating-point functions conform to the IEEE-754 specifications(*5).

The cache memory comprises an 8-kbyte instruction cache and 16-kbyte data cache. In addition to the RAM, SRAM, DRAM, synchronous DRAM, and PCMCIA memory interfaces provided in current microcomputers, this new series also offers support for 4-bank 64-Mbit synchronous DRAM and 64-bit data bus. These make it possible to achieve data transfer speeds of 800 Mbytes per second, peak. The memory management unit (MMU) of the SH7750 is designed to run with protected mode operating systems. In addition to the current x2, x3, and x4 frequency multiplier for the CPU clock, x6 and x8 frequency multiplier are also provided. The packages used are a 208-pin HQFP for the 167 MHz version and a 256-pin BGA (ball grid array) for the 200 MHz version. The SH7750 series is upward-compatible with current SuperH microprocessors, allowing newly designed systems to make use of existing software resources. Future plans for the SH-4 series include products for portable information devices. In the SuperH family, there are plans for the SH-5, with a target performance of 1000 MIPS.


1. SuperH: SuperH is a trademark of Hitachi, Ltd.
2. FLOPS: Floating-point operations per second. An indicator of performance with regard to scientific and technical calculations. 1.4 GFLOPS performance means the ability to execute 1.4 billion floating-point operations in one second.
3. Windows: Windows is a registered trademark of Microsoft Corporation in the USA and other countries.
4. Floating-point functions: A notation that enables numeric values covering a wide dynamic range to be expressed with a high degree of precision. Recently, floating-point functions have become necessary in such areas as coordinate calculation in graphics processing and equipment control requiring high precision.
5. IEEE-754 specifications: Specifications relating to floating-point operations drawn up by the IEEE (Institute of Electrical and Electronics Engineers, Inc.).

<Application Product Examples>

  • Consumer field:
    Multimedia products, set-top boxes , digital TV, other amusement products such as game machines
  • Industrial and automotive fields:
    Car navigation, measuring instruments, FA/robots
  • Information and OA fields:
    LBPs, fax/modems, internet terminals

<Development Support>

AS development support, Hitachi provides software, and an "E10" emulator, incorporating serial interface conforming to JTAG interface standard.

<Pricing in Japan>
Product Code Operating Frequency Package Unit Price for 10,000 Lot (Yen)
HD6417750BP200 200 MHz 256-pin BGA 4,000
HD6417750F167 167 MHz 208-pin HQFP 3,000

Item Specifications
Power supply voltage 1.8 V (internal) / 3.3 V (I/O)
Operating frequency 200 MHz and 167 MHz
Processing speed 360 MIPS/200 MHz, 300MIPS/167 MHz 1.4 GFLOPS/200 MHz
Power consumption 1.5 W (typ.) (at 200 MHz)
Cache configuration 8 kB instructions/16 kB data
On-chip supporting functions MMU, 4 DMAC channels, 2 serial channels, 3 timer channels, real-time clock, memory interface (DRAM/SRAM/synchronous DRAM/burst ROM/PCMCIA), etc.
Bus width 64/32/16/8-bit data bus
Packages 256-pin BGA (200 MHZ) and 208-pin HQFP (167MHz)
Process 0.25-micrometer CMOS process

WRITTEN BY Secretary's Office
All Rights Reserved, Copyright (C) 1997, Hitachi, Ltd.