Skip to main content

Hitachi Research & Development

Hitachi

Field:

Semiconductor Memory

Appointment:

June 1999

Dr. Itoh is recognized worldwide as a pioneer in the development of semiconductor memory and low-power/low-voltage CMOS circuits. He was the lead designer for the first prototype of eight generations (4kb - 64Mb) of Hitachi DRAMs, and his designs have been the basis for each generation of product design. He also pioneered work on the development of low-power/low-voltage CMOS circuits focusing on sub-threshold current reduction, which is highlighted today in nanometer CMOS technologies. Dr. Itoh holds more than 230 patents in Japan, and more than 208 patents in the U.S

Dr. Kiyoo ITOH

Address:

Hitachi Central Research Laboratory
1-280 Higashi-Koigakubo,
Kokubunji-shi, Tokyo 185-8601, JAPAN

E-mail:

kiyoo.itoh (please add ".pt@hitachi.com" to complete the address)

Facsimile:

+81-(0)42-327-7699

Telephone:

+81-(0)42-323-1111

Research Interests:

  • Studies of high-density RAMs and low-power/low-voltage CMOS LSIs.

These links may take you off the Hitachi Web site, for which Hitachi takes no responsiblity.

Hitachi does not warrant the accuracy or completeness of the information given here, and any use made of, or reliance on, such information is entirely at the risk of the User.