Fig. 2 Hardware design framework