Fig. 3 Hardware development environment